


--- preliminary datasheet ---

Characteristics :

- ◆ custom switchable transimpedance 10 M Ω , 100 M Ω and 1 G Ω
- ◆ adjustable second stage amplification, range from 1x to 11x
- ◆ voltage output
- ◆ low dark offset
- ◆ single supply voltage
- ◆ pin headers for direct connection of all ifw-optronics SiC photodiodes
- ◆ RoHS und WEE conform

Applications :

- ◆ prototyping; evaluation of SiC photodiodes
- ◆ general purpose photocurrent I/V converter
- ◆ use for single parts and small series production

**Absolute Maximum Ratings :**

- ◆ supply voltage +28 V
- ◆ working temperature - 25 °C ... 70 °C
- ◆ storage temperature - 25 °C ... 85 °C

General description :

The JTIA1 is a general purpose transimpedance amplifier board for photodiode measurements. The input side can either be directly equipped with TO5 or TO18 photodiodes via multi-header or via pin-header for external connections. A transimpedance amplifier provides photocurrent to voltage-output conversion (between 0 - 5 V) on the output side.

Gain Setting / Amplification:

The transimpedance gain can be set between three pre-configured values (10 / 100 / 1.000 M Ω) via jumpers. This corresponds to a photocurrent amplification between 0,1V/ μ A and 1V/nA. A second-stage amplifier allows for the additional, variable amplification in the range between 1x and 11x via trim-pot. Custom values for feedback resistor and feedback capacitor can be manufactured or hand-soldered (package size 0805) by the customer.

Power Supply:

The JTIA1 is internally regulated and supplied by a single-voltage supply between 6 V and 24 V and provides voltage output between 0 V and 5 V. For operation with 5 V supplies, the internal voltage regulator can be set to 3,3 V. In this case, the input voltage can be as low as 4,5 V, with the drawback of a decreased output voltage between 0 V and 3,3 V. A negative supply-voltage is generated internally for minimum offset voltage.

Datasheet Rev. 2 (03/2019)

Overview Jumpers, Connectors:




Figure 1: Schematic Overview of Jumpers, Connectors and Trimpots

Jumper J1 / J2 / J3:

This set of jumpers sets the transimpedance gain of the first stage amplifier. Each jumper switches one feedback resistor and one feedback capacitor. The feedback capacitor is unpopulated by default, the parasitic capacitance is sufficient to damp the amplifier adequately. It is best practice to set only one jumper and leave the others unpopulated.

Name	Board description	Value
J1	1M	1 GOhm / 0 pF
J2	10M	10 MOhm / 0 pF
J3	100M	100 MOhm / 0 pF

Input J4:

Multipurpose Photodiodes input. Photodiode connector with 5,08 mm and 2,54 mm grid dimension.

Cathode to the input marked with red, Anode and case to ground marked with blue

TO39, 2-pin	TO39, 3-pin isolated	TO18, 2-pin	TO18, 3-pin, inline isolated	Overview
JEA1, JEAC1	JEA1I	JEA1S, JEA1SS	JEA1ISZ	

Datasheet Rev. 2 (03/2019)

Input J5:

Photodiode input for external connections.

Pin-Name	Function
PD	Anode + Ground
EXT	Cathode

Output J6:

Connector for internal regulated voltages:

Pin-Name	Function
-0V23	-0.232 V
Centerpin	GND
+3V3	Voltage set by J7 (+5V, +3,3V)

Jumper J7:

Jumper for internal voltage regulator. For external supply voltages larger than 6V, choose setting "5V0" for maximum output voltage swing.

Connection	internal Voltage	Minimal Input Voltage
5V0 - Centerpin	5,0 V	6,0 V
3V3 - Centerpin	3,3 V	4,5 V

Input J8:

Power supply connector.

Pin	Function
-	GND
+	Vs
-	GND

Output J9:

Voltage output.

Pin	Function
-	GND
out	Vout
-	GND

Trimpot J10:

Trimpot sets second-stage gain between 1x and 11x. For lowest offset choose amplification 1x (turn fully clockwise).

Function	Rotation
Increase gain	turn counter-clockwise
Decrease gain	turn clockwise

Datasheet Rev. 2 (03/2019)

Electrical Specifications :

Parameter / Option	Test conditions	value	Unit
Power Supply Voltage V_s	Setting J7: 5V0 Setting J7: 3V3	+6 ... +24 +4,5 ... +24	V
Slew rate (J10: 1x / 10x)	10%/90% Setting J1: 1M (1 Gohm) ¹ Setting J2: 10M (10 Mohm) ¹ Setting J3: 100M (100 Mohm) ¹	6000 / 8000 30 / 50 500 / 600	μ s
Offset voltage max. (J10: 1x / 10x)	Input J4, J5: open	± 1 / ± 1	mV
Dark offset voltage max. (J10: 1x / 10x)	$E = 0 \text{ lx}^{-1}$	± 1 / ± 2	mV
Noise voltage (RMS) (J10: 1x / 10x)	Input J4, J5: open	0,7 / 6	mV
Saturation Output Voltage V_{out}	Setting J7: 5V0 Setting J7: 3V3	4,95 3,25	V
Short circuit current I_{out}	Setting J7: 5V0 Setting J7: 3V3	± 90 ± 50	mA
Current consumption I_s	bright Setting J7: 5V0 ($R_L = \infty$ / $R_L = 2\text{k}\Omega$) ¹ Setting J7: 3V3 ($R_L = \infty$ / $R_L = 2\text{k}\Omega$) ¹	7,6 / 10,0 5,5 / 6,0	mA
Max output current via output J6	3,3 V / 5,0 V 0,23 V	+ 5,0 -1,5	mA

common test conditions, if not specified otherwise: $T_A = 25 \text{ }^\circ\text{C}$

¹: with SiC photodiode JEA0,25 on input J4


Mechanical Specifications :


Figure 2: Mechanical Dimension

Datasheet Rev. 2 (03/2019)

Application notes:

- Use a regulated supply voltage and prevent overvoltage situations on J7. The internal powersupply is only protected by a linear LDO regulator.
- Electromagnetig shielding has to be provided for the evaluation board and the optional connection from photodiode to the board.
- Avid contamination of the PCB. Since high-ohmic feedback networks are employed, parasitic resistance between parts has to be kept low. If custom values are soldered to J1, J2, J3, residual flux has to be removed.

